


Solutions - Homework 3

(Due date: March 14th @ 5:30 pm)


Presentation and clarity are very important! Show your procedure!

PROBLEM 1 (12 PTS)

- Complete the timing diagram of the circuit shown below. (5 pts)




- Complete the timing diagram of the circuits shown below: (7 pts)




PROBLEM 2 (33 PTS)

- Complete the timing diagram of the circuit shown below: (10 pts)



- Complete the timing diagram of the circuit shown below: (7 pts)



- Complete the timing diagram of the circuit whose VHDL description is shown below: (6 pts)


```

library ieee;
use ieee.std_logic_1164.all;


entity circ is
    port ( prn, a , clk: in std_logic;
          q: out std_logic);
end circ;

architecture t of circ is
    signal qt: std_logic;

begin
    process (prn, clk, x, a)
    begin
        if prn = '0' then
            qt <= '1';
        end if;
    end process;
    q <= qt;
end t;
    
```




- The following circuit is a single-input compressor circuit (SIC), a component in Built-in Self-Test systems. Complete the timing diagram of the following circuit: $Q = Q_3Q_2Q_1Q_0$ (10 pts)



PROBLEM 3 (18 PTS)


- Given the following circuit, complete the timing diagram (signals DO , Q and $DATA$). The LUT 6-to-6 implements the following function: $OLUT = [ILUT^{0.91}]$, where $ILUT$ is an unsigned number. For example $ILUT = 35 (100011_2) \rightarrow OLUT = [35^{0.91}] = 26 (011010_2)$



$$\begin{aligned}
 [20^{0.91}] &= 16 \\
 [48^{0.91}] &= 34 \\
 [26^{0.91}] &= 20 \\
 [17^{0.91}] &= 14
 \end{aligned}$$


PROBLEM 4 (12 PTS)

- Complete the timing diagram of the following 4-bit parallel access shift register with enable input. Shifting operation: $s_1=0$. Parallel load: $s_1=1$. Note that $Q = Q_3Q_2Q_1Q_0$. $D = D_3D_2D_1D_0$



PROBLEM 5 (25 PTS)

- For the following circuit, do: $R = R_3R_2R_1R_0$. $G = G_3G_2G_1G_0$
 - ✓ Write structural VHDL code. Create two files: i) flip flop, ii) top file (where you will interconnect the flip flops and the logic gates). Provide a printout. (10 pts)
 - ✓ Write a VHDL testbench according to the timing diagram shown below. Complete the timing diagram by simulating your circuit (Behavioral Simulation). The clock frequency must be 100 MHz with 50% duty cycle. Provide a printout. (15 pts)



✓ **VHDL Code: Top File**

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity lfsr_crc is
    generic (N: INTEGER:= 4);
    port ( m_in, E: in std_logic;
          resetn, clock: in std_logic;
          G: in std_logic_vector (N-1 downto 0);
          R: out std_logic_vector (N-1 downto 0));
end lfsr_crc;

architecture structural of lfsr_crc is
    component dffe
        port ( d : in  STD_LOGIC;
              clrn: in std_logic:= '1';
              prn: in std_logic:= '1';
              clk : in  STD_LOGIC;
              ena: in std_logic;
              q : out  STD_LOGIC);
    end component;

    signal B, D, Q: std_logic_vector (N-1 downto 0);

begin

    D(0) <= m_in xor B(0);
    g0: for i in 1 to N-1 generate
        D(i) <= B(i) xor Q(i-1);
    end generate;

    g1: for i in 0 to N-1 generate
        di: dffe port map (d => D(i), clrn => resetn, prn => '1', clk => clock, ena => E, q => Q(i));
        R(i) <= Q(i);
        B(i) <= G(i) and Q(N-1);
    end generate;

end structural;
```

✓ **VHDL Code: D-Type flip flop**

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;

entity dffe is
    port ( d : in  STD_LOGIC;
          clrn, prn, clk, ena: in std_logic;
          q : out  STD_LOGIC);
end dffe;

architecture behaviour of dffe is

begin
    process (clk, ena, prn, clrn)
    begin
        if clrn = '0' then q <= '0';
        elsif prn = '0' then q <= '1';
        elsif (clk'event and clk='1') then
            if ena = '1' then q <= d; end if;
        end if;
    end process;
end behaviour;
```

✓ VHDL Tesbench:

```
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;

ENTITY tb_crc IS
    generic (N: integer:= 4);
END tb_crc;

ARCHITECTURE behavior OF tb_crc IS
    component lfsr_crc
        port ( m_in, E : IN  std_logic;
              resetn, clock : IN  std_logic;
              G: in std_logic_vector (N-1 downto 0);
              R : OUT  std_logic_vector(N-1 downto 0));
    end component;

    --Inputs
    signal m_in, E : std_logic := '0';
    signal resetn, clock: std_logic := '0';
    signal G: std_logic_vector (N-1 downto 0);

    --Outputs
    signal R : std_logic_vector(N-1 downto 0);

    constant T : time := 10 ns; -- clock period definition

BEGIN
    -- Instantiate the Unit Under Test (UUT)
    uut: lfsr_crc PORT MAP (m_in => m_in, E => E, resetn => resetn, clock => clock, G => G, R => R);

    -- Clock process definitions
    clock_process :process
    begin
        clock <= '0'; wait for T/2;
        clock <= '1'; wait for T/2;
    end process;

    -- Stimulus process
    stim_proc: process
    begin
        resetn <= '0'; m_in <= '0'; G <= "1001";
        wait for 100 ns; resetn <= '1';
        G <= "1001"; E <= '1'; m_in <= '1'; wait for 2*T;
        G <= "1001"; E <= '1'; m_in <= '0'; wait for 2*T;
        G <= "1001"; E <= '0'; m_in <= '1'; wait for 2*T;
        G <= "0110"; E <= '1'; m_in <= '0'; wait for T;
        G <= "0110"; E <= '0'; m_in <= '0'; wait for T;
        G <= "0110"; E <= '1'; m_in <= '1'; wait for T;
        G <= "0110"; E <= '1'; m_in <= '0'; wait for T;
        G <= "0110"; E <= '1'; m_in <= '1'; wait for 2*T;
        G <= "0110"; E <= '0'; m_in <= '1'; wait for T;
        G <= "0110"; E <= '1'; m_in <= '1'; wait for T;
        G <= "1011"; E <= '1'; m_in <= '1'; wait for T;
        G <= "1011"; E <= '1'; m_in <= '0'; wait for T;
        G <= "1011"; E <= '1'; m_in <= '1'; wait for T;
        G <= "1011"; E <= '0'; m_in <= '1';
        wait;
    end process;

END;
```

